Series resistance associated with inductor is usually ignored in noise optimization for CMOS low noise amplifiers (LNAs). With lowquality on-chip inductor the series resistance, however, degrades input matching and increases noise figure considerably. The LNA design is complicated by the fact that the series resistance varies with inductance in some specific pattern determined by physical implementation for on-chip inductor. This paper presents a novel noise optimization technique for the codesign of LNA and lowquality square spiral inductor. Theoretical derivation is given to model the tradeoff between thermal noise of series resistance and transistor channel noise for minimizing noise figure. A figure-ofmerit (FOM) is proposed to characterize the relation between quality factor and effective inductance for square spiral inductor. The codesign of LNA and inductor is done by performing noise optimization for constant FOM. Design procedure is developed and validated by post-layout simulation in AMI 0.6um CMOS process with Cadence SpectreRF and Berkeley ASITIC tools.
INTRODUCTION
The low noise amplifier (LNA) in CMOS is usually optimized for minimum noise since its noise figure dominates that of the receiver [8] . Meanwhile it is often infeasible to increase LNA power in exchange for lower noise figure because of the tight power budget of wireless communication headsets for which the LNA is typically designed [9] . To address this issue common-source LNA with inductive source degeneration has been widely used because of its potential to achieve best noise performance, and optimization techniques have been proposed to balance the tradeoff between gateinduced noise and channel noise of transistor for minimizing noise figure under power constraint [9, 4] . Integrated spiral inductor is widely used for LNA integration because of its advantages of low cost and ease of process integration [3] . Such inductor, however, exhibits very low quality factor (less than 10) and small effective inductance (less than 20 nH) at Giga-Hz frequencies [1] . Several predictive compact inductor models have been proposed to characterize inductor behavior at frequencies up to 10 GHz to good accuracy [3, 10] .
The problem of codesign of LNA and spiral inductor has received little attention despite its importance. The series resistance of low-quality integrated inductor introduces significant thermal noise and degrades LNA input matching. Particularly, the noise optimization has to consider the fact that series resistance of inductor varies with inductance following specific pattern determined by physical implementation of inductor [1] . Failing to account for the characteristics of spiral inductor in LNA design will result in either considerable error in estimating noise figure and power, or values of inductance and quality factor (Q) that are impossible to realize for on-chip inductor in practice.
The noise optimization technique proposed in this paper addresses the codesign issue for the first time to the author's best knowledge. Mathematical derivation is given for modeling the effects of inductor resistance on LNA noise figure. The noise optimization is done by balancing the tradeoff between inductor thermal noise and transistor channel noise. A figure-of-merit (FOM) is proposed to characterize the relation between quality factor and effective inductance of spiral inductor, and is then used in noise optimization for the purpose of codesign. A design procedure based on proposed technique is developed for power-constrained LNA design. Three versions of 5-mW integrated LNA are designed in AMI 0.6-µm CMOS technology with various noise optimization techniques including the one proposed in this paper. The spiral inductor is designed with Berkeley ASITIC tool [7] . Finally a comparison of post-layout simulation results from Cadence SpectreRF tools is presented to validate the proposed work.
NOISE MODEL OF LNA
A source-degenerated common-source LNA is shown in Figure  1 (a). Inductance L s generates a real resistance at the gate of NMOS transistor M 1 for input matching. The gate-source capacitance of M 1 and parasitic capacitances at LNA input node are resonated out with inductance L g . Values of L s and L g decrease as the working frequency ω 0 increases. For on-chip integration, both L g and L s are implemented with square spiral inductors for which a quality factor of 3.0 is common [1] . With the simple inductor model in Figure 1 (b) for hand calculation, Q L , quality factor of integrated inductor, is defined as
where L is the effective inductance, and R L is the series resistance of inductor. For Q L of 3.0, an 1-nH inductance introduces a 5-Ω series resistance at 2.4G Hz. Consequently the several-nH gate inductance L g introduces a series resistance comparable to standard 50-Ω source impedance at M 1 gate. Meanwhile the series resistance due to L s can be safely ignored in LNA noise calculation since L s is much less than L g . Based on above analysis the small-signal equivalent circuit for LNA noise calculation is drawn in Figure 2 . R Lg is the series resistance associated with L g . v 2 n,Rlg is the thermal noise source caused by DC resistance (R Lg0 ) of L g . Though R Lg becomes higher than R Lg0 as the frequency increases due to the skin effect and current crowding, the two resistances are close at low Giga-Hz frequencies that are of interest in this paper [3] . Therefore the power spectrum density (PSD) of the thermal noise is approximated as
where k is the Boltzmann constant, T is the absolute temperature, and Q Lg is quality factor of the gate inductor L g . The thermal noise of M 1 is modeled as a current source with the PSD [8]
where g m is the transconductance of M 1 . γ is 2 3 for long-channel transistors in active region, and even higher for short-channel transistors. In Figure 2 both induced gate noise and gate resistance noise of M 1 are omitted because the former is overwhelmed by the significant thermal noise of low-Q gate inductor L g , while the latter can be minimized through careful layout [8] . Then the derived noise factor is
where G m is the transconductance of LNA R-L-C network at resonance shown in Figure 2 , and R s is the source impedance. The calculation of G m has been presented in the reference [9] . The noise contribution of low-Q gate inductor L g is represented by the second term on the left of (4), and the third term characterizes the noise contribution of transistor M 1 .
To reveal the implications of (4) under power constraint, the noise factor can be further developed by considering perfect input matching and transconductance g m as a function of drain current I d . In the case of perfect input matching at frequency ω 0 , inductances L g and L s have to satisfy following relations
This gives
Compared with g m of long-channel transistor, g m of short-channel transistor for specific power consumption is considerably reduced because of two important second-order effects : mobility degradation and velocity saturation. Mobility degradation is caused by the increasing vertical electric field in the channel, and can be modeled as [5] µ e f f = µ 0 1 + θ 1 V od (9) where µ 0 is the mobility with zero vertical field, V od is the gate overdrive, and θ 1 is inversely proportional to the oxide thickness. Similarly, the velocity saturation caused by the increasing horizontal field along the channel can be modeled as [5] 
where I d0 is the drain current without considering velocity saturation, and θ 2 is inversely proportional to the effective channel length and the critical electric field value. For AMI 0.6-µm digital CMOS process θ 1 is less than 0.1 V −1 and θ 2 is around 0.31 V −1 . Then to the first order g m is approximated by
where
It can be shown that with (4), (7) (8) , and (11) the noise factor is given by
where K 1 is proportional to power consumption, and K 2 is determined by characteristics of the CMOS technology in use. In practice, V od is usually chosen around several hundred milli-volts for low power consumption [6] such that
The noise figure is plotted as the function of gate overdrive for different power values as is represented by solid line in Figure 3 . For small V od value the drain noise of M 1 dominates LNA noise figure under power constraint because of the large device width used. As V od value increases, the thermal noise of inductor tends to dominate LNA noise figure because of the larger L g value. Consequently, there exists a minimum noise figure for specific power, and the minimum noise figure decreases as power increases. For the purpose of hand analysis, the term θV od in (13) is assumed to have zero value. This results in an error less than 10 percent for V od smaller than 0.5 V, as is illustrated by the dotted line in Figure 3 . With the term θV od being zero (13) can be solved to find the minimum noise factor for given power as well as the corresponding value of gate overdrive: 
EFFECTS OF LOW-Q INDUCTOR ON LNA NOISE FIGURE
It is seen from equations (7-8) that the use of low-Q inductor reduces L s and increases L g for given ω 0 and P d . This is because the series resistance associated with L g contributes to the input matching of LNA. Particularly, for given Q Lg there exists an upper bound for L g beyond which perfect input matching is impossible. The bound is given by
For ω 0 of 2.4 GHz and Q Lg of 3.0, the upper bound for L g is around 10 nH. For required inductance exceeding the upper bound, external inductor has to be used. The use of low-Q inductor substantially increases NF min , the minimum noise figure calculated with (15) for given power, as shown in Figure 4 . Particularly, to reduce NF min it is much more effective by increasing inductor quality than by increasing power. For example, NF min reduces by no more than 0.5 dB as P d goes from 4 mW to 12 mW, meanwhile an 1-dB reduction is expected as Q Lg increases from 3.0 to 5.0. It is also observed in Figure 4 that NF min increases with ω 0 for constant Q Lg and P d .
The integration of inductor is restricted by the required inductance and allowed inductor quality. Generally it is more difficult to design spiral inductor of higher quality or larger inductance [1] . For specific Q Lg , it is seen in Figure 5 that larger P d results in smaller L g and larger L s . Therefore the integration of L g becomes easier as power increases. However, in the power-constrained case of practical interest, higher Q Lg results in larger L g which is not desirable for on-chip integration. To solve this issue becomes the major driving force behind the the proposed codesign technique that shall be detailed in later sections.
FIGURE OF MERIT FOR SPIRAL INDUCTOR
The need for codesign of LNA and low-Q inductor becomes clear by examining Figure 6 , in which the L g required to maintain specific power and minimum noise figure is plotted as the function of Q Lg . The figure shows that higher Q Lg demands a larger L g for constant power consumption to maintain minimum noise figure. And the trend becomes even stronger as the power consumption reduces. For practical spiral inductor in CMOS, however, the relation between Q Lg and L g exhibits a quite different pattern, as illustrated Figure 6 . The simulation is performed with ASITIC [7] using AMI 0.6-µm CMOS process and the square inductor is implemented on metal-one layer. Consequently the L g -Q Lg pattern assumed by the "ideal" noise optimization process for LNA is no longer valid in the presence of low-quality inductor, and the codesign of LNA and inductor is needed to solve this problem.
The key to the codesign issue is to find a way that characterizes the Q L -L (e.g. Q Lg -L g ) relation for practical spiral inductor to good accuracy and is simultaneously suitable for design analysis of LNA. Previous analytical compact models for spiral inductor [3, 10] provide good accuracy yet are too complicated to be used in design analysis. This paper employs a novel figure-of-
where ζ is a positive constant that can be determined by simulating L for two different Q L values. For AMI 0.6-µm CMOS process, ζ is 4.6 nH for metal-one-layer square inductor simulated with ASITIC. The corresponding FOM is plotted in Figure 7 for different working frequencies. It is seen that the value of FOM remains constant despite the varying Q L value and the varying frequency. Note that (18) can be proved employing the analytical inductor models presented in [10] . Therefore (13) is modified to give
It is seen in Figure 7 that the use of FOM increases NF min by around 1 dB. However, the required V od remains the same to maintain NF min for given power consumption. This observation suggests that the bias condition for transistor can still be calculated with (16).
PROCEDURE FOR CODESIGN OF LNA AND SPIRAL INDUCTOR
Based on our analysis, a four-step procedure is developed for power-constrained codesign of LNA and spiral inductor. Then NF min as well as the corresponding V od can be figured out by examining the curves. The device geometry is calculated from power and V od using transistor I-V equations considering velocity saturation and mobility degradation [5] .
3. Determine L g and Q Lg . C gs is calculated using the device geometry, then it is straightforward to derive the values of L g and Q Lg by solving (5), (6) , and (18).
SIMULATION RESULTS
To verify the proposed design concepts and procedure, three versions of integrated LNA are designed using different techniques for noise optimization. The first version uses the classic technique presented in [9] . The quality factor for R-L-C network of LNA input stage is 5, which predicts a noise figure of 3.3 dB for 5-mW power consumption. Note that the effects of low-quality inductor are not considered in the optimization process [9] . The second version uses the results in (15) and (16) while assuming a constant Q Lg of 3.0. The third version is designed with the proposed codesign procedure for noise optimization. ζ and FOM are found to be 4.6 and 18 nH, respectively.
The designed LNAs are laid out and the parasitic parameters are extracted, both with Cadence Virtuoso tools. The post-layout simulation is performed with Cadence SpectreRF tools. The square spiral inductors are designed to have outer dimension less than 200 µm, and are optimized for maximum quality on metal-one layer in AMI 0.6-µm CMOS technology with ASITIC tool. The design values for LNA and inductor parameters are shown in those columns marked by "T*D" in Table 1 , and post-layout simulation results are shown the columns marked by "T*S"in the same table.
The first version of LNA has the highest NF as well as the largest error in NF estimation (3.3 dB designed, 7.1 dB simulated), because series resistance of 8-nH L g is not considered in noise optimization, which accounts for a 2.5-dB increase in simulated NF. The second version improves LNA noise performance by considering the low-Q effects due to spiral inductor. This not only reduces the simulated NF, but also reduces the error in NF estimation (3.9 dB designed, 6.1 dB simulated). However, simulated NF still differs from designed NF by a considerable margin of 2.2 dB. This is because the assumed constant Q Lg of 3.0 can not be achieved in practice for 6.5-nH square inductor. The third version further considers specific Q Lg -L g pattern, and therefore achieves the lowest NF and the smallest design error (4.4 dB designed, 5.4 dB simulated) despite the use of a lower Q Lg of 2.5.
CONCLUSION
The importance of codesign of LNA and low-quality spiral inductor has been demonstrated for minimizing LNA noise figure. A novel figure-of-merit for spiral inductor as well as a novel noise optimization technique has been presented. Three versions of LNA have been designed and laid-out using different noise optimization techniques. Post-layout simulation results show that the proposed technique effectively reduces LNA noise figure as well as design complexity. Compared with conventional techniques for noise optimization, the proposed technique results in wider transistor width and smaller gate inductance. Consequently, higher quality factor can be designed for spiral inductor to reduce its noise contribution. The LNA designed with the proposed technique has been submitted to MOSIS for fabrication.
